Looking at the ramp table for the D4S, level 65 is a value of 125/255 on the 3x7135 channel. That theoretically works out to about 515 mA if the chip has a linear response curve, but I don’t think it does. It’s probably higher than 350 mA, but the only way to know for sure is to measure it.